 |
Easy to set up and use |
|
RLC extraction 10x faster than any alternative |
|
Highest accuracy with included full-wave solver |
|
Broadest support of IC package and SiP implementations |
|
First ever package
assessment visualization to rapidly pinpoint potential risks to deal
with the needle-in-the-haystack issue |
|
Flexible pin grouping options to enable
the user preferred model resolution |
|
Comprehensive extraction of entire
design, including embedded passive components |
|
Accurately reflect coupling between signal,
power, and ground nets for devices with varying topologies (asymmetric Pi or T circuits) |
|
Complete broadband solution with
user-verifiable full-wave accuracy |
|
Compact broadband models
(2% S-parameter model size) with time domain circuit simulation compatibility |
|
Broad EDA tool flow support and push-button
integration with Sigrity's Unified Package Designer (UPD) for package physical design |
|
Flexible 2D / 3D visualization,
plotting and spreadsheet data management |
